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Abstract. A 1.5pm high-energy ion implanted BÏCMOS process is proposed. This
process offers NMOS, PMOS, vertical npn transistors and VIPMOS-EPROM
devices. The process structure is modular in order to achieve CMOS and bipolar
transistors io uncompromised forms. Consequently, the Newell and collector
regions are defined separately. Conflicting requirements for the collector doping
profile have been optimized towards practical electrical device characteristics,
1. Introduction
In general BiCMOS processes employ epitaxy combined with buried layers to ensure low
collector and well resistances. A promising alternative is offered by high-energy ion
implantation. The high-energy collector or well implantation can be performed in a self-
aligned way to the field oxide, thereby making area-consuming stopper implantations and
buried layers superfluous. Besides giving process simplifications, ion implantation enables a
good reproducibility by its precise control over the implanted dose and energy.
In a First proposal to use high energy ion implantation in BiCMOS processing, Volz and
Blossfeld (1988) have reported a technology in which the N-well for the P-channel device is
to be shared with the collector for the bipolar device. The N-well and collector, however, do
have conflicting implantation requirements. Therefore, the N-well and collector
implantations should be separated to reap the full benefit of the BiCMOS technology.
2. Process Structure
The developed BiCMOS process has a modular structure, which is settled in a CMOS, a
bipolar and an EPROM part. A beneficial result, achieved by the modular approach, is that
the process parts can be optimized individually without severely affecting other parts. The
CMOS process, proposed by Stolmeijer (1986), forms the basic part. It covers the
fabrication of n-channel and p-channel MOS devices. The bipolar part leads to the
realization of a vertical npn transistor with polysiiicon emitter. The EPROM part makes
the ipplication of VIPMOS-EPROM's (Wijburg er al, (1989)) for integrated circuit design
possible. The acronym VIPMOS stands for Vertical Injection Punch-through-based MOS.
High-energy ion implantation is a key-tech nique for the realization of each of these three
parts. A schematic cross-section of the process is shown in figure 1. The retrograde N-well
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Fig. 1 A schematic cross-section of the high-energy ion implanted BiCMOS process.
Active Area Definition
LOCOS Growth
and P-well are implanted with 1 MeV phosphorus and 350 keV boron ions, respectively. The
injector of the VIPMOS-EPROM is made by a local overlap of the P-well and N-well. 1.5
MeV phosphorus ions are implanted to form the collector.
Featuring two polysilicon layers and one metal layer, the total number of masks used is 14.
The realization of bipolar transistor involves three extra masks compared to the 10 masks
for the basic process. Only one additional mask is needed for the VIPMOS-EPROM, in
order to counter-dope trunks from the buried injector up to the surface (Wijburg ei al.(1990)). A process flow is illustrated in Figure 2. The retrograde P-well and N-well are
implanted after the LOCOS growth. A PT-masked (Preventing Trunk) boron implantation,
covering all the injector edges in active area, is carried out to prevent short-circuits between
the injector and channel. Then the gate oxide is grown. The first polysilicon layer provides
the gates of normal CMOS devices as well as the
floating gate of the EPROM. After the gate
formation, the base and collector are implanted.
Subsequently, an emitter window is opened in the
gate-oxide. The polysilicon emitter and control
gate for the EPROM are defined with a second
polysilicon layer. An implanted collector plug
ensures a low-ohmic connection between the
collector and its metallic contact The source and
drain of the normal MOS devices employ DDD-
structures. Because of the use of the Substrate
Hot Electron (SHE) injection technique, the
VIPMOS-EPROM can use the same advanced
source and drain structures. The source/drain
implantations for the PMOS device are used for
the base contact, whereas the source/drain
implantations for the NMOS device are employed
for the collector contact.
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Fig. 2 The process flow.
Since even high-energy ion implantation covers a
restricted depth, the use of a polysilicon emitter
offers profitable space in the vertical direction.
Notwithstanding the very shallow emitter-basejunction, there are conflicting collector require¬
ments. This is illustrated in Figure 3. It compares
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the ID-doping profile, as simulated with
SUPREM IUf and that extracted from SIMS
measurements. The collector was realized by
means of a 1.5 MeV phosphorus implantation. A
dotted line separates the collector in two virtual
regions.
On one hand the collector doping concentration
in region I should be low because of parameters
such as the collector-emitter breakdown voltage
Vceo* the collector-base junction capacitance
Qb, and the Early-voltage VA. On the other
hand the doping concentration in region II
should be high, in order to achieve a low col¬
lector resistance R^ Unfortunately, the doping
concentration in the collector regions I and II
cannot be chosen independently. The above-
mentioned problem is aggravated by the
demand of a sufficient high doping concentra¬
tion underneath the LOCOS to avoid possible
parasitic MOS-action. These issues are ad¬
dressed in Figure 4. V^mp is defined as the
collector-emitter voltage V^, at which the increased collector current, generated through
impact ionization in the collector-base space charge region, causes a 25 % decrease of the
base current Vth is the threshold voltage of parasitic MOS transistor underneath the 600
nm thick LOCOS.
Aiming at a 5 V supply voltage, it can be concluded from Figure 4 that the 1 MeV
implantation hardly suffices. In the case of a 1.5 MeV implantation, the allowable collector
dose ranges from about 2x10 to 5x10 cm . The lower limit is determined by the
threshold voltage of the parasitic MOS transistor; the upper limit by impact ionization. As a
result, the minimum achievable collector sheet resistivity is 290O/D.
Fig. 3 Typical simulated (dashed) and
measured (solid) ID-doping profiles of
the npñ transistor.
Fig, 4 Parameters of the
npn transistor, considered
for the collector optimiza¬
tion^ as a function of the
collector dose. The doping
species is phosphorus.(A) 1 MeV simulated;(O) 15 MeV simulated;(%) 1,5 MeV measured.
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4. Device Characteristics
Table 1 shows the main parameters of the normal MOS devices and the opn transistor with
a maximum collector dose. In Figure 5 the corresponding Gummel plot is displayed. The
collector and base current exhibit an ideal behaviour. The current gain is 100 and nearly
constant over 6 decades. Cut-off frequencies as high as 6 GHz have been measured.
(20/20) NMOS PMOS
Vth (V)
Y (v1/2)
S (mV/dec)
BVDSSCV)
0.70
0.59
88
»10
"0.72
0.58
82
>10
NPN
Beta
VA (V)
fxm« (GHz)
V^ (V)
Vefao (V)
100
30
6.0 (Veb=4 V)
6.7
8.6
Table I Device parameters.
5. Conclusions
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Pig. 5 Gummel plot of the optimized
npn transistor (AE is 5x5pm ).
A 1.5 pm high energy ion implanted BiCMOS process has been proposed. This process
relies on the modular adding of bipolar and EPROM structures to an existing retrograde
twin-well CMOS process. It demonstrates the versatility of high-energy ion implantation.
Using a polysilicon emitter and a separate collector implantation, the collector doping
profile has been optimized. The optimization problem has been discussed in greater depth
for the implantation energy range 1-1.5 MeV.
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